EXHIBIT 031

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
10. A method for	Without conceding that the preamble of claim 10 of the '800 Patent is limiting, the Lenovo
buffering data in	IdeaPad Duet 3 Chromebook (hereinafter, the "Lenovo product") performs a method for
an integrated	buffering data in an integrated circuit having a plurality of processing modules being connected
circuit having a	with an interconnect through interface units, wherein a first processing module communicates to
plurality of	a second processing module using transactions), either literally or under the doctrine of
processing	equivalents.
modules being	
connected with an	The Lenovo product includes an integrated circuit. For example, the Lenovo product includes the
interconnect	Qualcomm Snapdragon 7c Gen 2 Compute Platform system on chip (hereinafter, the "Snapdragon
through interface	SoC").
units, wherein a	
first processing	
module	
communicates to a	
second processing	
module using	
transactions, the	
method	
comprising the	
acts of:	

¹ The Lenovo product is charted as a representative product made used, sold, offered for sale, and/or imported by Lenovo. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.



'800 Patent Claim	Lenovo Product Including Snap	odragon System on Chip ¹	
	Qualcomm® Snapdragon™ 7c Gen 2 Com	oute Platform	Qualcomm snapdragon
	Specifications & Features CPU CPU Clock Speed: Up to 2.55 GHz CPU Cores: Octa-core Qualcomm* Kryo* 468 CPU	Video Video Playback: Up to 4K HDR10 Codec Support: H.265 (HEVC), H.264 (AVC), VP9	 Uplink Technology: Qualcomm* Snapdragon* Upload+ Uplink Carrier Aggregation: 2x20 MHz carrier aggregation Uplink QAM: Up to 64-QAM
	CPU Architecture: 64-bit Process Process Technology: 8 nm	Video Software: Motion Compensated Temporal Filtering (MCTF) Display Max On-Device Display: QXGA @ 60Hz,	LTE Speed LTE Peak Download Speed: 600 Mbps Wi-Fi
	Support Supports Windows 10 and Windows 11 Chrome OS Memory	Max Orbevice Display: QAGA @ 60Hz FHD @ 60Hz Max External Display: QHD @ 60Hz Display Pixels: 2560x1440, 2048x1536 General Audio	 Wi-Fi Standards: 802.11ac Wave 2, 802.11a/b/g, 802.11n Wi-Fi Spectral Bands: 24 GHz, 5 GHz MIMO Configuration: 2x2 (2-stream) Qualcomm* FastConnect* Subsystem
	Memory Type: 2 x 16-bit, LPDDR4x-4266 Storage UFS: eMMC 5.1: UFS 2.1	 Qualcomm Aqstic technology: Qualcomm Aqstic" audio codec, Qualcomm Aqstic smart speaker amplifier Qualcomm" aptX" audio playback support: 	Bluetooth Version Bluetooth 5.0
	Visual Subsystem - GPU: Qualcomm* Adreno** GPU	aptX, aptX HD Audio Playback PCM, Playback: Up to 384kHz/32bit	Satellite Systems Support: NavIC, BeiDou, Galileo, GLONASS, GPS, QZSS, SBAS Security
	Image Signal Processor: Qualcomm Spectra" 255 image signal processor, 14-bit Dual Camera, ZSL, 30fps: Up to 16 MP	Additional Playback Features: Native DSD support Qualcomm* AI Engine AIE CPU: Octa-core Kryo 468 CPU	Qualcomm* Processor Security Qualcomm* Content Protection Wi-Fi Security: WPA3

Lenovo Product Including Sna	Adaitonal Playback Features: Native USU support	O interest December Con it
 Image Signal Processor: Qualcomm Spectra* 255 image signal processor, 14-bit 	Qualcomm* Al Engine	 Qualcomm* Processor Security Qualcomm* Content Protection
 Dual Camera, ZSL, 30fps: Up to 16 MP 	AIE CPU: Octa-core Kryo 468 CPU	Wi-Fi Security: WPA3
 Single Camera, ZSL, 30fps: Up to 32 MP 	AIE GPU: Adreno GPU	
 Camera Features: Multi-frame Noise Reduction (MFNR) 	AIE DSP: Qualcomm* Hexagon* 692 DSP	
 Video Capture Features: Rec. 2020 color 	Cellular Modem	
gamut video capture, Up to 10-bit color depth video capture	Modern Name: Snapdragon X15 LTE modern LTE Category	
CAMERA FEATURES	Downlink LTE Category: LTE Category 12	
Advanced DPD, WPA3	 Uplink LTE Category: LTE Category 13 	
Multi-Frame Noise Reduction (MFNR) and	LTE Downlink Features	
Multi-Frame Super Resolution (MFSR)	 Downlink Carrier Aggregation: 3x20 MHz 	
Forward-looking Electronic Image Stabilization (EIS)	carrier aggregation	
Motion Compensated Temporal filtering	 Downlink LTE MIMO: Up to 4x4 MIMO on two carriers 	
(MCTF) for noise-free video capture up to UHD (4K) at 30 FPS	Downlink QAM: Up to 256-QAM, Up to 64-QAM	
Four MIPI CSI PHYs (DPHY 1.2 / CPHY 1.2)	LTE Uplink Features	
assets/documents/prod_brief_	content/dam/qcomm-martech/cqcom_sd7c_gen2.pdf in the Lenovo product utilizes Ar	
1 0	or a derivative thereof, (collectivel	-
interconnect to connect the plu	•	•


Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 6 of 114 PageID #: 1432

U.S. Patent No. 8,086,800 (Radulescu and Goossens)




U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	Certain Arteris Technology Assets Acquired
	by Kurt Shuler , on October 31, 2013
	Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP
	SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. ("Qualcomm"), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.
	66 Arteris NoC technology has been and will continue to be a key enabler for
	creating larger and more complex chips in a shorter amount of time at a
	lower cost. This acquisition of our technology assets represents a validation
	of the value of Arteris' Network-on-Chip interconnect IP technology.
	ARTERISI
	K. Charles Janac, President and CEO, Arteris
	https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31; https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team
	A large SoC, such as the Snapdragon SoC included in the Lenovo product may include multiple classes of Arteris NoC interconnect:



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
000 I meent Cimin	NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1	
master the provides requests;	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":	
	11.3.1.1 Transaction Layer	
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:	
	A master sends request packets.	
	Then, the slave returns response packets.	
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets	

Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 12 of 114 PageID #: 1438

U.S. Patent No. 8,086,800 (Radulescu and Goossens)


'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	As a further example, "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC [and] translate[] AHB transactions AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP" and has a "FIFO memory [] inserted in the datapath for AHB write access":

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP
	unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever
	the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	 During a read request, until the requested data arrives from the Rx port During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received When an internal FIFO is full




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1	
a slave the provides responses to the requests;	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":	
	11.3.1.1 Transaction Layer	
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:	
	A master sends request packets.	
	 Then, the slave returns response packets. 	
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets	

Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 19 of 114 PageID #: 1445


U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	As further example, "Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets" and have a FIFO memory in the datapath:

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.



Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 24 of 114 PageID #: 1450


U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
interface unit of	
the interface units;	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes:
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	 Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 25 of 114 PageID #: 1451

U.S. Patent No. 8,086,800 (Radulescu and Goossens)


'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	As a further example, "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC":

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP
	unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever
	the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	 During a read request, until the requested data arrives from the Rx port During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received When an internal FIFO is full




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
interconnect so that the master interface unit is between the master and the interconnect;	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes, between the nodes and the network: 11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers: • A master sends request packets. • Then, the slave returns response packets. As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 32 of 114 PageID #: 1458

U.S. Patent No. 8,086,800 (Radulescu and Goossens)


'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	As a further example, "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC":

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP
	unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever
	the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	 During a read request, until the requested data arrives from the Rx port During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received When an internal FIFO is full




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
interface unit of	
the interface units;	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes:
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	 Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 39 of 114 PageID #: 1465


U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	As further example, "Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets":

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
connecting the	The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product connects the
slave interface unit	slave interface unit to the interconnect so that the slave interface unit is between the slave and the
to the interconnect so that the slave	interconnect, either literally or under the doctrine of equivalents.
interface unit is	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between
between the slave	third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris
and the	NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the
interconnect;	master and slave nodes, between the nodes and the network:
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 45 of 114 PageID #: 1471


U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	As further example, "Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets":

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
determination unit	buffered by a master wrapper of the master interface unit, either literally or under the doctrine of
of the master	equivalents.
interface unit a	For some of the Autorio Nick constitution of Interest India (NIIII) and the Manual of Illinois and
first optimal amount of data to	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris
be buffered by a	NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the
master wrapper of	master and slave nodes, between the nodes and the network:
the master	11.3.1.1 Transaction Layer
interface unit;	,
	The transaction layer is compatible with bus-based transaction protocols used
	for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP proto-
	cols. Most transactions require the following two-step transfers:
	contract and
	 A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master
	NIU's transmit port, Tx, to the NoC request network, where they are routed to
	the corresponding slave NIU. Slave NIUs, upon reception of request packets


Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 51 of 114 PageID #: 1477

U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	In the Arteris NoC "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC" and includes blocks such as "Data FIFO," "Translation Table," "Build Header & Necker," and "Packet Assembly":



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	defined by the hardware parameter" which "indicates the amount of data required to generate a
	Store packet: each time the FIFO is full, a Request packet is sent on the Tx port":
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP
	unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever
	the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	 During a read request, until the requested data arrives from the Rx port During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received When an internal FIFO is full




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
of the slave	
interface unit a	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between
second optimal	third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris
amount of data to	NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the
be buffered by a	master and slave nodes, between the nodes and the network:
slave wrapper of the slave interface	11.3.1.1 Transaction Layer
unit;	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 59 of 114 PageID #: 1485


U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	As further example, "Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets" and includes blocks such as "Data FIFO "and "Packet Assembly":

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	In the Target NIUs of the Arteris NoC, similar to as described above for the Initiator NIUs, "[a] FIFO memory is inserted in the datapath for AHB accesses. The FIFO memory absorbs data at the AHB rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received." "[T]he FIFO depth is defined by the hardware parameter" which "indicates the amount of data required to generate a packet: each time the FIFO is full, a packet is sent on the Tx port":
	A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	 During a read request, until the requested data arrives from the Rx port
	 During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received
	When an internal FIFO is full

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 317-318.
buffering by the slave wrapper of the slave interface unit data from the slave to be transferred over	The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product buffers by the slave wrapper of the slave interface unit data from the slave to be transferred over the interconnect until a first optimal amount of data is buffered, either literally or under the doctrine of equivalents.
the interconnect until a first optimal amount of data is buffered;	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 66 of 114 PageID #: 1492


U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	As further example, "Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets" and includes blocks such as "Data FIFO "and "Packet Assembly":

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.



1000 P C1-1	
'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	In the Target NIUs of the Arteris NoC, similar to as described above for the Initiator NIUs, "[a] FIFO memory is inserted in the datapath for AHB accesses. The FIFO memory absorbs data at the AHB rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received." "[T]he FIFO depth is defined by the hardware parameter" which "indicates the amount of data required to generate a packet: each time the FIFO is full, a packet is sent on the Tx port":
	A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	 During a read request, until the requested data arrives from the Rx port
	 During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received
	When an internal FIFO is full

Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 72 of 114 PageID #: 1498

U.S. Patent No. 8,086,800 (Radulescu and Goossens)


'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 317-318.
	As a further illustration, the Arteris NoC uses "a mechanism called rated adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency." For other traffic, the "[b]est effort traffic can be left untouched[,]" "[l]atency sensitive traffic may have its urgency modulated as a function of the transaction[,]" "[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]" and "[o]n the real-time modem data port, the hurry is fixed at a critical level":
	Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency. In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.
	See Application driven network-on-chip architecture exploration & refinement for a complex SoC, https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springerappdrivennocarchitecture8.5x11.pdf , at pg.16.
transferring the buffered data from the slave wrapper to the master	The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product transfers the buffered data from the slave wrapper to the master wrapper when said first optimal amount of data has been buffered by the slave wrapper, either literally or under the doctrine of equivalents.

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
wrapper when said first optimal amount of data has been buffered	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:
by the slave	11.3.1.1 Transaction Layer
wrapper;	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 74 of 114 PageID #: 1500


U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	As further example, "Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets" and includes blocks such as "Data FIFO "and "Packet Assembly":

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.




1000 D	
'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	In the Target NIUs of the Arteris NoC, similar to as described above for the Initiator NIUs, "[a] FIFO memory is inserted in the datapath for AHB accesses. The FIFO memory absorbs data at the AHB rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received." "[T]he FIFO depth is defined by the hardware parameter" which "indicates the amount of data required to generate a packet: each time the FIFO is full, a packet is sent on the Tx port":
	A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	 During a read request, until the requested data arrives from the Rx port
	 During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received
	When an internal FIFO is full

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-
	theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 317-318.
buffering by the master wrapper of the master interface unit data from the master to be transferred over the interconnect until a second optimal amount of data is buffered by the master wrapper;	The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product buffers by the master wrapper of the master interface unit data from the master to be transferred over the interconnect until a second optimal amount of data is buffered by the master wrapper, either literally or under the doctrine of equivalents. For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes, between the nodes and the network: 11.3.1.1 Transaction Layer The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers: • A master sends request packets. • Then, the slave returns response packets. As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets


Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 81 of 114 PageID #: 1507

U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	In the Arteris NoC "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC" and includes blocks such as "Data FIFO," "Translation Table," "Build Header & Necker," and "Packet Assembly":




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	defined by the hardware parameter" which "indicates the amount of data required to generate a
	Store packet: each time the FIFO is full, a Request packet is sent on the Tx port":
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP
	unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever
	the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	 During a read request, until the requested data arrives from the Rx port During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received When an internal FIFO is full




Lenovo Product Including Snapdragon System on Chip ¹
urgency modulated as a function of the transaction[,]" "[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]" and "[o]n the real-time modem data port, the hurry is fixed at a critical level":
Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency. In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.
See Application driven network-on-chip architecture exploration & refinement for a complex SoC, https://www.arteris.com/hs-fs/hub/48858/file-14363521-
pdf/docs/springerappdrivennocarchitecture8.5x11.pdf, at pg.16.
The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product transfers the
buffered data from the master wrapper to the slave wrapper when said second optimal amount of
data has been buffered by the master wrapper, either literally or under the doctrine of equivalents.
For example the Autoria NoC was Network Intentage I Inite (NIII Is) which "two slate II latered
For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris
NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the
master and slave nodes, between the nodes and the network:
mader and slave nodes, between the nodes and the network.

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	In the Arteris NoC "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC" and includes blocks such as "Data FIFO," "Translation Table," "Build Header & Necker," and "Packet Assembly":




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	defined by the hardware parameter" which "indicates the amount of data required to generate a
	Store packet: each time the FIFO is full, a Request packet is sent on the Tx port":
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP
	unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	 During a read request, until the requested data arrives from the Rx port During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received When an internal FIFO is full




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
and the second	to communication properties of the communication between the master and the slave wherein the
determination unit	communication properties include ordering of data transport, flow control including when a
is further	remote buffer is reserved for a connection, then a data producer will be allowed to send data only
configured to	when it is guaranteed that space is available for the produced data at the remote buffer,
determine an	throughput where a lower bound on throughput is guaranteed, latency where an upper bound for
optimal moment	latency is guaranteed, lossiness including dropping of data, transmission termination, transaction
for sending the	completion, data correctness, priority, and data delivery, either literally or under the doctrine of
data in said first	equivalents.
wrapper or said	
second wrapper	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between
according to	third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris
communication	NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the
properties of the	master and slave nodes, between the nodes and the network:
communication	11.3.1.1 Transaction Layer
between the	,
master and the	The transaction layer is compatible with bus-based transaction protocols used
slave, wherein the	for on-chip communications. It is implemented in NIUs, which are at the
communication	boundary of the NoC, and translates between third-party and NTTP proto-
properties include	cols. Most transactions require the following two-step transfers:
ordering of data	
transport, flow	 A master sends request packets.
control including	* *
when a remote	 Then, the slave returns response packets.
buffer is reserved	
for a connection,	As shown in Figure 11.1, requests from an initiator are sent through the master
then a data	NIU's transmit port, Tx, to the NoC request network, where they are routed to
producer will be	the corresponding slave NIU. Slave NIUs, upon reception of request packets
allowed to send	
data only when it	

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
is guaranteed that space is available for the produced data at the remote buffer, throughput where a lower bound on throughput is guaranteed, latency where an upper bound for latency is guaranteed, lossiness including dropping of data, transmission termination, transaction completion, data correctness, priority, and data delivery.	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.2 Network Interface Units
	The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:
	 Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC
	 Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 316-317.
	In the Arteris NoC "Initiator NIU unitsenable connection between an AMBA-AHB master IP and the NoC" and includes blocks such as "Data FIFO," "Translation Table," "Build Header & Necker," and "Packet Assembly":




'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	defined by the hardware parameter" which "indicates the amount of data required to generate a
	Store packet: each time the FIFO is full, a Request packet is sent on the Tx port":
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure
	11.4) enable connection between an AMBA-AHB master IP and the NoC.
	It translates AHB transactions into an equivalent NTTP packet sequence,
	and transports requests and responses to and from a target NIU, that is,
	slave IP (slave can be any of the supported protocols). The AHB-to-NTTP
	unit instantiates a Translation Table for address decoding. This table receives
	32-bit AHB addresses from the NIU and returns the packet header and necker
	information that is needed to access the NTTP address space: Slave address,
	Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table as-
	serts an error signal that sets the error bit of the corresponding NTTP request
	packet, for further error handling by the NoC. The translation table is fully
	user-defined at design time: it must first be completed with its own hardware
	parameters, then passed to the NIU.
	A FIFO memory is inserted in the datapath for AHB write accesses. The
	FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	 During a read request, until the requested data arrives from the Rx port During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received When an internal FIFO is full



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.



'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	In the Target NIUs of the Arteris NoC, similar to as described above for the Initiator NIUs, "[a] FIFO memory is inserted in the datapath for AHB accesses. The FIFO memory absorbs data at the AHB rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received." "[T]he FIFO depth is defined by the hardware parameter" which "indicates the amount of data required to generate a packet: each time the FIFO is full, a packet is sent on the Tx port":
	A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can
	burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is
	 During a read request, until the requested data arrives from the Rx port
	 During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received
	When an internal FIFO is full

1000 B 4 4 61 1	
'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-
	theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 317-318.
	As a further illustration, the "Arteris NTTP protocol is packet-based" and the packets, which have
	"header and necker cells [that] contain information relative to routing, payload size, packet type,
	and the packet target address," are "transported to other parts of the NoC to accomplish the
	transactions that are required by foreign IP nodes":
	transactions that are required by foreign in flodes.
	11.3.1.2 Transport Layer
	•
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are trans-
	ported to other parts of the NoC to accomplish the transactions that are
	required by foreign IP nodes. All packets are comprised of cells: a header
	cell, an optional necker cell, and possibly one or more data cells (for packet
	definition see Figure 11.2; further descriptions of the packet can be found in
	the next subsection). The header and necker cells contain information relative
	,
	to routing, payload size, packet type, and the packet target address. Formats
	for request packets and response packets are slightly different, with the key
	difference being the presence of an additional cell, the necker, in the request
	packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As yet a further illustration, packets in the Arteris NoC are "delivered as words that are sent
	along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which
	include "the current priority of the packet used to define preferred traffic class (or Quality of
	Service)" and "[f]low control":
	octvice, and phoweomator.

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 Data—Data word of the width specified at design-time.
	 Frm—When asserted high, indicates that a packet is being transmit- ted.
	 Head—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
	 TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
	 Pres.—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
	 Vld—Data valid: when asserted high, indicates that a word is being transmitted.
	 RxRdy—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.
	<i>Id.</i> at 313-314.

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	As a further illustration, the Arteris NoC implements Quality of Service (QoS) to "provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic"; "QoS, which includes guarantees of throughput and/or latency, is achieved by exploiting the signal pressure embedded into the NTTP packet definition" where the "pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed"; and the "pressure information will be embedded in the NTTP packet at the NIU level":
	Quality of Service (QoS). The QoS is a very important feature in the interconnect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT. In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair. The Arteris NoC supports the following four different traffic classes:

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	 Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.
	 Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.
	• Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.
	 Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.

U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	*Note that in the NTTP packet, the pressure field allows more then one bit, resulting in multiple levels of preferred traffic.
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 315-316.
	In addition, the Arteris Interconnect includes "a mechanism called rated adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency." For other traffic, the "[b]est effort traffic can be left untouched[,]" "[l]atency sensitive traffic may have its urgency modulated as a function of the transaction[,]" "[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]" and "[o]n the real-time modem data port, the hurry is fixed at a critical level."
	Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency. In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.
	Application driven network-on-chip architecture exploration & refinement for a complex SoC, https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springer-appdrivennocarchitecture8.5x11.pdf , at p. 16.

Case 2:22-cv-00481-JRG Document 1-31 Filed 12/19/22 Page 113 of 114 PageID #: 1539

U.S. Patent No. 8,086,800 (Radulescu and Goossens)

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	For the other traffic, the configuration can be done in architecture.
	Best effort traffic can be left untouched.
	• Latency sensitive traffic may have its urgency modulated as a function of the transaction:
	Normal for writes and important for reads.
	Soft real-time traffic may have its hurry level modulated as a function of the bandwidth
	it receives: Critical until a specified bandwidth is obtained on a sliding 4 microsecond
	window, and <i>normal</i> thereafter. These settings are set through configuration registers and
	may be modified while the interconnect is running. The mechanism is called a bandwidth regulator.
	 On the real-time modem data port, the hurry is fixed at a critical level.
	<i>Id.</i> at 18.
	As a further illustration, the Arteris NoC implements QoS mechanisms that performs arbitration based on "Bandwidth Regulartor (BR)" and "Bandwidth Limiter (BL)":

'800 Patent Claim	Lenovo Product Including Snapdragon System on Chip 1
	Bandwidth Limiters and Rate Regulators
	Many times architects will want to implement QoS within their SoC but the QoS prioritization data is not available from the individual IP blocks. In this case, QoS information may be generated from within the NoC interconnect using Arteris' QoS Generator. The QoS Generator can instantiate sophisticated, and software programmable, means to regulate interconnect QoS, including:
	 > Bandwidth Limiters – Bandwidth limiters cause a socket to stop accepting requests when a run-time programmable throughput threshold has been exceeded. > Rate Regulators – Rate regulators cause a socket's transactions to be demoted when a bandwidth threshold is reached. This can be considered a smoother version of the bandwidth limiter because transactions are only demoted instead of stalled.
	https://www.arteris.com/end-to-end-quality-of-service-qos